Mosaic: Harnessing the Micro-architectural **Resources of Servers in Serverless Environments** MCR02024



Jovan Stojkovic, Esha Choukse*, Enrique Saurez*, Íñigo Goiri*, Josep Torrellas University of Illinois at Urbana-Champaign, *Microsoft Azure Research Systems

Emerging Software in the Cloud: Serverless Computing

Serverless computing O Users deploy applications, providers provision

resources OPay-as-you-go model

O Simple and modular programming

OAutomatic resource scaling

O Microsoft Azure, AWS Lambda, Google Cloud



...





How Serverless Computing Works?



Contributions

• Micro-architectural characterization of serverless systems

• Mosaic: an architecture for microarchitectural resource efficiency

• Extends current processors optimized for monolithic applications

O Throughput boost 3.3X, power reduction by 22%

Mismatch Between Current Processors and Serverless Environments

Serverless Environments

Current Processors

Long-running monolithic apps

Mismatch Between Current Processors and Serverless Environments

Serverless Environments

Short-running functions; dynamic

Request~

Prepare request

Download image

Resize image

Upload image

Prepare response

Response

Idle Time Dominates Function Execution

Function Storage

Request~

Prepare request

Download image

Resize image

Upload image

Prepare response

Response

Idle Time Dominates Function Execution

Function Storage

Response

Waiting

Idle Time Dominates Function Execution

• \mathbf{O} \mathcal{O}

Idle Time Dominates Function Execution

Need to frequently context switch!

ТППТ

O Frequent context-switches interleave executions of different functions on the same core O Pollution of stateful structures: caches, TLB, branch predictors

L2 Cache

O Frequent context-switches interleave executions of different functions on the same core O Pollution of stateful structures: caches, TLB, branch predictors

L2 Cache

O Frequent context-switches interleave executions of different functions on the same core O Pollution of stateful structures: caches, TLB, branch predictors

O Frequent context-switches interleave executions of different functions on the same core O Pollution of stateful structures: caches, TLB, branch predictors

Misses! L2 Cache

Inter-2 ■Inter-4 ■Inter-8 ■Inter-16 ■ClearAll

HotelB SocNet

Average

To maintain good function performance, we should save their micro-arch state

MLServe VidProc Inter-2 ■Inter-4 ■Inter-8 ■Inter-16 ■ClearAll

SocNet HotelB

Mismatch Between Current Processors and Serverless Environments

Current Processors Long-running, prec Large monolithic a

	Serv
dictable apps	Shor
applications	Sma

erless Environments t-running services; dynamic Ill data, instr, branch footprints

O Serverless functions with small data, instruction and branch footprints

O Serverless functions with small data, instruction and branch footprints

\odot Small size \rightarrow no need for full-sized large hardware structures

\odot Small size \rightarrow no need for full-sized large hardware structures

\odot Small size \rightarrow no need for full-sized large hardware structures

Hit Rate 1/2

1/4 1/8 1/16 1/32 1/64 1/128 1/256 Fraction of the Nominal Size Branch Predictor
Branch Target Buffer

1/512

\circ Small size \rightarrow no need for full-sized large hardware structures

Hit Rate

To exploit small footprints of the functions, we should partition the structures

1/8 1/16 1/32 1/64 1/128 1/256 Fraction of the Nominal Size

1/512

Mismatch Between Current Processors and Serverless Environments

Current Processors Long-running, prec Large monolithic a Optimized for aver

	Serv
dictable apps	Shor
applications	Sma
rage latency	Focu

erless Environments t-running services; dynamic Ill data, instr, branch footprints Js on tail; diverse functions

Workload Heterogeneity

O Serverless functions highly diverse

Workload Heterogeneity

O Serverless functions highly diverse

For workload heterogeneity, we should tailor the partitions to specific functions

Need for Processor Generality

O Serverless functions colocated with monolithic workloads

Need for Processor Generality

O Serverless functions colocated with monolithic workloads

We need to maintain processor generality

OMOSAICCPU – a processor architecture that efficiently runs both monolithic applications and serverless functions **OMOSAICScheduler** – a software stack for serverless systems that maximizes the benefits of MosaicCPU

O 4 main principles: **O** Partition stateful structures into per-function tiles

Data

Fine-Grained Hardware Partitioning

For example: Caches TLBs Branch units

Tag

Fine-Grained Hardware Partitioning

Tile = Collection of chunks owned by a function Not always contiguous

Fine-Grained Hardware Partitioning

Tag

Tag

Fine-Grained Hardware Partitioning: Improve Performance

On a context switch, keep functions' state in their tiles

Tag

Fine-Grained Hardware Partitioning: Improve Power Efficiency

O Inactive chunks at low voltage, saving power

Tag

Fine-Grained Hardware Partitioning: Improve Power Efficiency

O 4 main principles: O Partition stateful structures into per-function tiles • Size per-function tiles based on individual function needs

Per-Function Structure Sizing

\circ Serverless functions highly diverse \rightarrow need non-uniform tile sizes \circ Non-uniform tiles can cause fragmentation \rightarrow need non-contiguity </> </> </</td> </</td> </</td> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> <//> </</td> <//> <//> <

Offset Set 5..0 12..6 45..13

Offset Chunk Set lag PA: 16..13 12..6 5..0 45..17

Γαg PA: 45..17

O 4 main principles: O Partition stateful structures into per-function tiles • Size per-function tiles based on individual function needs **O** Performance-modeling to predict optimal tile size

Performance Modeling for Optimal Tile Size

Execute the function with some tile size Record misses in caches, BTB, BPT, TLBs

Performance Modeling for Optimal Tile Size

Deduce the trend of per-structure misses Predict the misses for

the non-profiled tile sizes

Performance Modeling for Optimal Tile Size

○ Performance model → minimal tile size that keeps performance under SLO

FuncX Cha [IPC, Data, Instr, Branch]

FuncX Char [IPC, Data, Instr, Branch]

Random Forest Classifier

FuncX Char [IPC, Data, Instr, Branch]

Predicted FuncX Optimal Size

04 main principles: • Partition stateful structures into per-function tiles • Size per-function tiles based on individual function needs O Performance-modeling to predict optimal tile size **O** Tight coupling of hardware and software

Optimized Software Stack: Online Micro-architectural Aware Scheduling

Optimized Software Stack: Online Micro-architectural Aware Scheduling

Optimized Software Stack: Online Micro-architectural Aware Scheduling

Optimized Software Stack: Offline Performance Modeling

Optimized Software Stack: Offline Performance Modeling

FuncX Optimal Tile Sizes

Evaluation Methodology

• Full-system simulations: QEMU + SST + DRAM-Sim2 O 16-core server modeled after Golden Cove in SPR • McPAT + CACTI for power and area estimates O Open-source functions with Azure production invocation traces

ц С

Mosaic Significantly Boosts Throughput

ServerClass Mosaic

3		
2		
1		

Mosaic Significantly Boosts Throughput

 K
 K
 oud but

ServerClass Mosaic

Throughput increase by 3.3x over server-class baseline!

Conclusion

O Average power reduced by 22%

O Mosaic – an architecture for serverless environments • Extends current processors optimized for monolithic applications • Mosaic delivers high performance for serverless workloads O Tail latency reduced by 75% O Throughput improved 3.3x

O Imbalance between current processors and serverless environments

Questions?

Mosaic: Harnessing the Micro-architectural **Resources of Servers in Serverless Environments** MCR02024

Jovan Stojkovic, Esha Choukse*, Enrique Saurez*, Íñigo Goiri*, Josep Torrellas University of Illinois at Urbana-Champaign, *Microsoft Azure Research Systems